

An Average Low-Power Clock Distribution Using Current-Mode Pulsed Flip-Flop with Enable

^[1] Sumaiyya Fatima Ghouri ^[2] Rekha S

^[1] M-Tech, Department Of VLSI Design & Embedded System. ^[2] Associate Professor APPA Institute of Engineering & Technology, Kalaburagi

Abstract— The new prototype for clock distribution that utilizes current, instead of the voltage, to disperse a global clock signal with decreasing power utilization. While current mode (CM) signaling has been utilized as a part of balanced signs, this is the prime use in a one-to - numerous clock appropriation systems. To perform this, we make another best current-mode pulsed flip-flop with enable (CMPFFE) utilizing 45 nm CMOS technology. The power is global transports, clock distribution network (CDN), and synchronous signs by and large. The clock distribution system devours the extensive measure of power in synchronous computerized frameworks. Clock distribution systems are the key component of a synchronous and non- synchronous advanced circuit and a huge power. At the point when the CMPFFE is consolidated with a CM transmitter, the main CM clock dispersion system shows lower normal power contrasted with conventional voltage mode.

Keywords- Clock distribution network, crosstalk, current-mode, flip-flop, low power

I. INTRODUCTION

Cartable electronic devices require long battery lifetimes which can only be obtained by utilizing lowpower components. Recently, a low-power design has become quite critical in synchronous application specific integrated circuits (ASICs) and system-on-chips (SOCs) because interconnect in scaled technologies is consuming an increasingly cogent amount of power. The major consumers of power are global buses, clock distribution networks (CDNs), and synchronous signals in general [1].The CDN, for example, the POWER4 microprocessor dissipates 70% of total chip power. Interconnect delay poses a major obstacle to high-frequency operation. Technology scaling reduces transistor and local interconnect delay but increasing global interconnect delay [2].

Current-mode (CM) logic was an impressive highspeed signaling scheme [5]. Because standard CMOS voltage-mode (VM) signaling has been the de facto standard logic tribe for all decades.

Low-swing and current-mode signaling, are highly impressive solutions to bolster address the interconnect power and variability problems [1], [3]. Traditionally, the static power dominates dynamic power consumption in a CM signaling scheme [5]. However, the static power is often significantly less than VM dynamic power and latency is significantly improved over VM in global CM interconnect [6]. CM signaling schemes also offer higher reliability since they are less susceptible to single-event transient upsets due to the absence of buffers with source/drain diffusion areas that can be hit by high-energy particles.



Fig 1.1: Basic block diagram of CM

Past CM plans have been utilized for regularly for off-chip signals. Standard rationale signals, VM to profit by the low static force of CMOS rationale. In our proposed plan, it is not handy to make every individual point-topoint portion of the CDN. Fig.1.1 shows the block diagram of current mode logic. Rather, the force investment funds are amplified by making a high fan-out physically or electrically symmetric parcel [4] that encourages numerous CM flip-flop (FF) beneficiaries.

II. EXPERIMENTAL SETUP

2.1 Existing Method

Fig. 2.2 and Fig. 3.2 show the circuit and simulation data of the proposed current-mode pulsed DFF with enable (CMPFFE). The CMPFFE is similar to our previously



published CMPFF but uses an active-low enable signal. The CMPFFE uses an input current-comparator (CC) stage, a register stage, and a static storage cell. The CC stage compares the input push-pull current with a reference current and conditionally amplifies the clock to a full-swing voltage pulse that triggers the data to latch at the register stage. The feedback pulsed FF is in stark contrast to the previous CM schemes which utilized expensive Rx circuits and buffers to drive the final FFs.



Fig 2.1.Schematic of Previous CM

2.2 Proposed Method

Fig. 2.2 and Fig. 3.2 show the circuit and simulation data of the proposed current-mode pulsed DFF with enable (CMPFFE). The CMPFFE is similar to our previously published CMPFF, but uses an active-low enable signal. The CMPFFE $(\sqrt{2}\sqrt{2}\sqrt{2})$ in input current-comparator (CC) stage, a register stage, and a static storage cell. The CC stage compares the input push-pull current with a reference current and conditionally amplifies the clock to a full-swing voltage pulse that triggers the data to latch at the register stage. The feedback pulsed FF is in stark contrast to the previous CM schemes which utilized expensive Rx circuits and buffers to drive the final FFs.



Fig 2.2.Schematic of Proposed CMPFFE

From Fig 2.3 and Fig 3.3 shows the circuit and simulation data, the Tx receives a traditional voltage CLK from a PLL/clock divider at the root of the H- tree network and supplies a pulsed current to the interconnect which is held at a nearly constant voltage. The clock distribution is a symmetric H-tree with equal impedances in each branch so that current is distributed equally to each CMPFFE leaf node.

The NAND gate uses the CLK signal and a delayed inverted CLK signal, clkb, as inputs to generate a small negative pulse to briefly turn on M1. Hence, the PMOS transistor briefly sources charge from the supply while the NMOS is off [7]. Similarly, the NOR gate utilizes the negative edge of the CLK and clkb signals to briefly turn on M2. Hence, the NMOS transistor briefly sinks current while the M1 is off. The non-overlapping input signals from the NAND-NOR gates remove any short circuit current from Tx.



Fig 2.3.Schematic of Proposed CM Tx and CDN Converter

III. SIMULATION RESULTS

The output waveforms of above CM and CMPFEE is given as-



Fig 3.1.Simulation of the previous CM









Fig 3.3.Simulation of Proposed CM Tx and CDN Converter

Comparison Table

Schematic	Average power(uW)	Delay
Previous CM	0.27936	2.336n
Proposed CMPFFE	0.56159	66.477p
Proposed CM Tx and CDN converter	0.12656	14.64p

IV. CONCLUSION

In this paper, we introduced the principal genuine CM FF and its utilization in a completely CM CDN. The proposed CMPFFE is 87% quicker, requires comparative silicon region and devours just 7% more power contrasted with a customary PFF at 5 GHz. Even better, the CMPFFE empowers a 24% to 62% force lessening by and large when

utilized as a part of a CM CDN contrasted with routine VM CDNs. The CMPFFE additionally wipes out the requirement for complex CM Rx hardware and/or nearby VM cushions to drive profoundly capacitive check sinks as in beforehand proposed CM flagging plans.

Acknowledgement

I thankful to his holiness Poojya Dr. Sharanabaswappa Appa, Mahadasoha Peethadhipati, Sharanabasaweshwar Vidhya Vardhak Sangha, kalaburagi. And also thankful to Principal, Dean AIET kalaburagi.

REFERENCES

- H. Zhang, G. Varghese, and J. M. Rabaey, "Low swing on- chip sig-naling techniques: Effectiveness and robustness," *IEEE Trans. VeryLarge Scale Integr.* (VLSI) Syst., vol. 8, no.3, pp. 264–272, Jun. 2000.
- 2) A. Katoch, H. Veendrick, and E. Seevinck, "High speed current-mode signaling circuits for on-chip interconnects," in *Proc. ISCAS*, May 2005, pp. 4138–4141.
- M. R. Guthaus, G. Wilke, and R. Reis, "Revisiting automatedphysical synthesis of high-performance clock networks,"*ACM Trans. DesignAutom. Electron. Syst.*, vol. 18, no. 2, pp.31:1–31:27, Apr. 2013.
- 4) M. Yamashina and H. Yamada, "AnMOS current mode logic (MCML) circuit for low-power sub-GHz processors," *IEICE Trans. Electron.*, vol. E75-C, no. 10, pp. 1181–1187, 1992.
- 5) F. Yuan, Cmos Current-Mode Circuits for Data Communications. New York: Springer, Apr. 2007. NCSU, FreePDK45 [Online]. Available: http://www.eda.ncsu.edu/ wiki/FreePDK45
- 6) R. Islam and M. Guthaus, "Current-mode clock distribution," in *Proc.ISCAS*, Jun. 2014, pp. 1203–1206.