ISSN (Online) 2394-2320

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Vol 4, Issue 2, February 2017

Tele-Command System Using SOS

[1] Usha Chauhan,

[1] Department of Electronics and Communication Engineering, Galgotias University, Yamuna Expressway Greater Noida, Uttar Pradesh

[1] gu1413912423@Galgotiasuniversity.edu.in

Abstract: The rising improvements in semiconductor innovation have made conceivable to structure whole system onto a single chip, generally known as System-On-Chip (SoC). The increase in Space System's capacities encouraged by the On-board information preparing abilities can be overwhelmed by upgrading the SoCs to give financially savvy, superior, and solid information. This is accomplished by implanting pre-structured capacities into a single SoC, which uses particular reusable center (IP centres) engineering into complex chip. This paper is focused on the plan of tele-command system for move of signs from ground station to space station by the coordination of SRAM "(Static Random Access Memory)", ARM "(Advanced RISC Machine)" Processor, EDAC unit "(Error Discovery and Correction)" and CCSDS "(Consultative Committee for Space Data System)" decoder system. In this paper the Tele-command SoC was structured by utilizing VHDL code. The usage have been finished utilizing XILINX FPGA stage and the usefulness of the system is checked utilizing Modalism reproduction. The showcased SoC configuration works the recurrence of 143.74 MHz and it devours 2056 mw power.

Keywords: ARM Processor, CCSDS Decoder, EDAC Unit, IP Cores, SRAM, Tele-Command.

INTRODUCTION

A system on a chip or system on chip (SoC or SOC) is an (IC) that coordinates all parts of a PC or other electronic system into a single chip. It is an assortment all things considered and subcomponents of a system on to a single chip. SoC configuration permits high execution, great procedure innovation, scaling down, effective battery life time and cost sensitivities[1]. This disturbance in configuration had been utilized by numerous planners of complex chips, as the presentation, power utilization, cost, and size favourable circumstances of utilizing the most significant level of combination caused accessible to have demonstrated to be incredibly significant for some structures. The rising advancements in the field of semiconductors, alongside the utilization of the System-on-Chip (SoC) plan, have made this conceivable. System advancement dependent on the utilization of a center based design, where the reusable centres are interconnected by methods for a standard on-chip transport, which is the most well-known approach to incorporate the centres into the SoC[2]. This plan strategy has been demonstrated to be successful as far as improvement time and efficiency since it reuses existing Intellectual Property (IP) centres. In a SoC plan which utilizes multi-million doors the structure and test engineers face different issues such as sign uprightness issues, substantial force utilization concerns and increment in testability challenges. The semiconductor business has kept on making amazing enhancements in the reachable thickness of exceptionally huge scale incorporated circuits .In request to keep pace with the degrees of coordination accessible structure engineers have grown new strategies and systems to deal with the expanded multifaceted nature inborn in these enormous chips .One such developing strategy is system on-chip structure, wherein predesigned squares called Intellectual Property(IP) squares, IP centres or virtual parts are gotten from inward sources or outsiders and consolidated into a single chip. These reusable IP centres may incorporate inserted processors, memory squares, interface squares, simple squares and parts that handle application explicit preparing functions. The comparing programming segments are additionally

ISSN (Online) 2394-2320

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Vol 4, Issue 2, February 2017

given in a reusable structure which incorporate ongoing working systems, pieces, library capacities and gadget drivers[3].

SOC DESIGN METHODOLOGY

Each mechanical upgrades in the incorporated circuit industry is trailed by the advancement of new structure technology. The plan systems can be assembled into the accompanying classes:

1. Area-Driven Design
2. Block-Based Design
3. Timing – Driven Design
4. Platform – Based Design.
5. IP-Core Based Design

In this paper, the IP – center Based Design Methodology is utilized. Since every single segment is being checked without anyone else's input it is anything but difficult to coordinate them. It encourages timing conclusion and useful accuracy and furthermore it addresses the issue of a wide range of structures along these lines improving the configurability[4].

ARCHITCTURE

In this paper an On-Board System (OBS) of a little Satellite is actualized as a tele-command System on-a-Chip (SoC). Delicate licensed innovation (IP) centres written in the equipment portrayal language VHDL are utilized to fabricate the system on-a-chip. The subsequent subsystem is the coordination of "SRAM, ARM, PROCESSOR, EDAC Unit and CCSDS Decoder" was structured. The tele-command input information is send from ground station to the space station it is given as contribution to the SRAM. In space applications it is notable that in Low Earth Circle (LEO) put away advanced information experiences SEUs. These upsets are actuated normally by radiation. Bit-flips caused by SEUs are a notable issue in memory chips and error identification and revision strategies have been a viable answer for this problem. For the safe exchange of information between the CPU of the ready PC and its nearby RAM, the program memory has by and large been planned by applying the Hamming code in the mistake recognition and redress unit with the goal that the errors can be identified and adjusted and the resultant output will be a mistake free data. The resultant error free information is sustained to the processor, with the goal that it will process the mistake free information and additionally it will gather all the on – board information signals and produce the resultant information output. Fig.1 shows the block diagram of SOC.



Fig.1: Block Diagram of SOC

STRUCTURE OF SRAM

Static arbitrary access memory (SRAM) is a kind of semiconductor memory that utilizations bistable latching hardware to store each piece. The Dynamic RAM memory can be erased and revived while running the program, while Static RAM is beyond the realm of imagination to expect to revive the programs. It yet is as yet unpredictable in the regular sense that information is in the end lost when the memory isn't fuelled[5]. The circuit has been portrayed in Fig.2.

The essential design of a static RAM incorporates one or progressively rectangular varieties of memory cells with help hardware to disentangle locations, and execute the required peruse and compose operations. Every memory cell has a novel area or address characterized by the convergence of a line and column, which is connected to a specific information input/output pin. The all out size of the memory, the speed at which the memory must work, design and testing necessities, and the quantity of information sources of info and outputs on the chip decides the quantity of exhibits on a memory chip. Memory clusters are a fundamental building hinder in any advanced system. The parts of planning a SRAM are essential to structuring other advanced circuits. The greater part of room taken in an incorporated circuit is the memory.

ISSN (Online) 2394-2320

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Vol 4, Issue 2, February 2017



Fig.2: Structure of 2k X 32 bit SRAM Circuit

STRUCTURE OF EDAC UNIT

Mistake Correction Codes (ECC) and error identification and revision (EDAC) plans have been executed in memory structures to endure blames and upgrade unwavering quality. Additional check bits (equality bits) must be put away alongside the data bits, so the equipment overhead incorporates the encoding/deciphering circuit and the memory space for check bits. ECC can shield the memory from assaults of hard and delicate mistakes. The changed "Hamming Code and Hsiao Code" are the most generally utilized Single-Error Correctable and Double-Error Detectable (SEC-DED) codes.

Hamming Code: Hamming code mistake identification and revision technique is utilized for mistake free correspondence in correspondence system. The transmitted and got information among source and goal might be ruined because of a clamour. In request to locate the first transmitted information Hamming code error recognition and rectification system is used[6].

In hamming code error recognition and rectification system to get mistake free information at goal, data information is scrambled as indicated by even and odd equality strategy prior to transmission of data at source end. Hamming codes are still broadly utilized in processing media transmission and other applications. It is moreover applied in information pressure and square turbo codes. Due to the effortlessness of Hamming codes they are generally utilized in PC memory.

Ascertaining the Hamming Code: The key to the Hamming Code is the utilization of additional equality bits to permit the recognizable proof of a single mistake[7]. The code word is created as follows:

1. Mark all piece places that are forces of two as equality bits. (Positions 1, 2, 4, 8, 16, 32, 64, and so forth.).
2. All other piece positions are for the information to be encoded. (Positions 3, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 17, and so forth.)
3. Each equality bit computes the equality for some of the bits in the code word.
4. The situation of the equality bit decides the grouping of bits that it then again checks and skips.
5. Position 1 will check 1 piece and skip1 bit, Position 2 will check 2 bits and skirt 2 bits, Position 4 will check 4 bits and skirt 4 bits, Position 8 will check 8 bits and skirt 8 bits, Position 16 will check 16 bits and skip 16 bits, Position 32 will check 32 bits and avoid 32 bits.
6. Set the ideal equality bit to —1 if the aggregate number of ones in the positions it checks is odd.

Set the equality bit to —0 if the complete number of ones in the positions it checks is even.

Integration of SRAM with EDAC unit: In space applications it is notable that in "Low Earth Orbit" (LEO) put away advanced information experiences SEU's brought about by radiations. These radiations might be bright radiation, infrared radiation and gamma radiation. This adjustment in information brought about by SEUs are a notable issue in memory chips and mistake discovery and rectification procedures have been a compelling answer for this issue. For the safe exchange of information between the CPU of the on board PC and its neighbourhood RAM, the program memory has commonly been structured by applying the Hamming code. So as to have the protected transmission of information between a focal handling unit (CPU) and it's nearby arbitrary access memory (RAM) the customary methods for error location and redress (EDAC) is a Hamming code[8]. In the hypothesis of error control the assignment (n, k) signifies a square code that takes a k-bit information word and maps it to an n-bit code word. For PCs on board a satellite, and utilizing the most recent high thickness byte-wide RAMs, there is anyway a distinct danger of two mistake bits happening inside one byte of put away information; either from the effect of an especially fiery Single Event Upset (SEU), or from a second SEU making

ISSN (Online) 2394-2320

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Vol 4, Issue 2, February 2017

a subsequent error, and before the PC has had the opportunity to wash the primary mistake.

In the EDAC plot, the Parity Generator creates the equality from the information word. The whole code word, which incorporates the information word and equality word is composed into the memory when we perform the WRITE activity. In a READ activity, the information word to be perused is utilized to create the equality once more. The Disorder Generator looks at the recently created equality with the read-out equality to create the disorder that contains the data for mistake bits. The Error Corrector redresses the error in the read-out information word if vital, in light of the Syndrome.

STRUCTURE OF ARM PROCESSOR

As the high limit, minimal effort FPGA gadgets train proceeds with its progressive adventure through the hardware plan. Production of delicate processor based systems, predetermined to run inside a picked Target FPGA gadget, these days use one of the many upheld kinds of 32–piece RISC "(Reduced Instruction Set Computer)" processor, wired up to access fringe I/O and memory over a standard transport interface. Soft center processors will be processors that are characterized as a major aspect of the FPGA structure that is customized into the physical FPGA device, as opposed to physical, discrete gadgets associated with the FPGA, or processors that are submerged as a feature of the physical FPGA's cosmetics. Such processors are commonly 32-piece and have straightforward, RISC designs[9].

The ARM "(Advanced RISC Machine)" processor employments load-store architecture. There are no information handling guidelines that straightforwardly control information in memory. Accordingly, information handling is done exclusively in registers. The information register document comprises of 32 registers, whereof 16 are open at once (contingent upon the current working mode). The operand unit plays out the operand bring for the three operand-openings. Additionally the information struggle finder and the sending system are put here. The Barrel Shifter unit plays out the arm-good barrel-moving of the information in ALU information way B. The move worth can either be a quick from the opcode, or a register esteem, which is stacked in a similar cycle, no extra information load cycle is required. The increase unit computes a 32x32 piece activity and outputs the lower 32 piece to the ALU information way B. The ALU holds the essential information activity units. All address operations are done here (aside from the program counter increase). Besides it handles the manual read/compose access to the diverse machine status registers. The arithmetical unit plays out the committed arithmetical include and sub tasks and furthermore the "arithmetical compares" i.e., CMP, CMN.

"The logical unit" plays out the devoted legitimate tasks like "BIC" and "OR" and furthermore the —logical thinks about" (TST, TEQ).The load-store unit outputs the right location (guidance address or information address) to the memory address transport and furthermore sends the compose information and the control signs to the outside memory interface. The compose back unit plays out the information compose back to the register record and furthermore acknowledges the read information from the memory. The MCR system (Machine Control Register) holds the machine control registers (program counter, all the spared machine status registers and the present machine status register) just as the interfere with/setting change system. The stream control produces the control signals for each stage and each module. The decoded guidance information is brought to this unit where it triggers all inside activities. The Opcode Decoder unit translates the ARM compatible opcode into processor control signals.

Information things are set in the register record—a capacity bank made up of 32-piece registers. Since the ARM center is a 32-piece processor, most guidelines treat the registers as holding marked or unsigned 32-piece esteems. The sign broaden equipment changes over marked 8-piece and 16-piece numbers to 32- bit esteems as they are perused from memory and put in a register. ARM guidelines commonly have two source registers, Rn and Rm, and a single outcome or goal register, Rd. Source operands are perused from the register record utilizing the inward transports An and B, individually. The ALU (Arithmetic Logic Unit) or MAC (Multiply Accumulate Unit) takes the register esteems Rn and Rm from the An and B transports and processes an outcome[10]. Information handling guidelines compose the outcome in Rd straightforwardly to the register record. Burden and store guidelines utilize the ALU to create a location

ISSN (Online) 2394-2320

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Vol 4, Issue 2, February 2017

to be held in the location register and, communicate on the Address transport.

One significant element of the ARM is that register Rm on the other hand can be pre-processed in the barrel shifter before it enters the ALU. Together the barrel shifter and, ALU can compute a wide scope of articulations and addresses. In the wake of going through the utilitarian units, the result in Rd is composed back to the register record utilizing the Result transport. For burden and store guidelines the incremented refreshes the location register before the center peruses or composes the following register an incentive from or to the following consecutive memory area. The processor keeps executing directions until a special case or interfere with changes the ordinary execution stream. The Fig.3 shows the architecture of ARM core.



Fig.3: Architecture of ARM Core

CCSDS TELECOMMAND DECODER

A tele-command system should dependably and transparently pass on control data from the starting source to a remotely found physical gadget or then again process. The CCSDS tele-command system design characterizes a complete arrangement of layered, institutionalized direction services that are relevant to a wide range of mission needs. In this paper, CCSDS tele-command decoder is planned. The Tele-command Channel empowers a protected information way to be built up for the exchange of tele-commands to the shuttle. The administration contains two unmistakable layers of information taking care of operations:

(i) Coding Layer, which licenses tele-command data bits to be all the more dependably transmitted through the uproarious physical information channel utilizing standard channel coding systems. The Coding layer likewise gives data about the start of the substance of substantial code blocks and the congruity of the information stream, and it conveys the substance of those code blocks to the layer above.

(ii) Physical Layer, which contains the radio recurrence and tweak abilities that may be summoned to build up the physical information channel. The Coding layer sets up the dependable, mistake controlled information station through which client tele-command information bits might be moved. The information are encoded to lessen the impacts of clamour in the Physical layer channel on the client information. A square code has been decided to give this assurance. Synchronization for the code block and delimiting of the start of client information are given by the Command Link Transmission Unit (CLTU) information structure. Goals of information vagueness (feeling of ―1‖ and ―0‖) while getting the image stream will be an assistance of the Coding layer.

CONCLUSION

The essential spotlight in SoC confirmation is on checking the combination between the different segments. Or maybe than actualizing every one of these segments independently, the job of the SoC originator is to incorporate them onto a chip to actualize complex capacities in a generally short time. Since IP centres are pre-planned and pre–confirmed, the originator can focus on the total system without agonizing over the accuracy or execution of the individual parts. The regular tele-command system is structured with SRAM, EDAC unit, ARM Processor and CCSDS Decoder furthermore, they are coordinated to shape a SoC

plan. The simulation of every system is done independently and afterward coordinated to deliver last output.

REFERENCES

[1] P. Neužil, C. D. M. Campos, C. C. Wong, J. B. W. Soon, J. Reboud, and A. Manz, "From chip-in-a-lab to lab-on-a-chip: Towards a single handheld electronic system for multiple application-specific lab-on-a-chip (ASLOC)," *Lab Chip*, 2014, doi: 10.1039/c4lc00310a.

[2] M. Baker, "Tissue models: A living system on a chip," *Nature*, 2011, doi: 10.1038/471661a.

[3] H. Javaid and S. Parameswaran, *Pipelined multiprocessor system-on-chip for multimedia*, vol. 9783319011134. 2013.

[4] S. Prasad, Y. Yadav, V. Kunduru, M. Bothara, and S. Muthukumar, "Lab-on-a-chip," in *Handbook of Physics in Medicine and Biology*, 2010.

[5] G. Chen, D. Sylvester, D. Blaauw, and T. Mudge, "Yield-driven near-threshold SRAM design," *IEEE Trans. Very Large Scale Integr. Syst.*, 2010, doi: 10.1109/TVLSI.2009.2025766.

[6] R. W. Hamming, "Error detecting and error correcting codes," in *Computer Arithmetic: Volume II*, 2015.

[7] D. Kythe and P. Kythe, "Hamming Codes," in *Algebraic and Stochastic Coding Theory*, 2017.

[8] X. Wei *et al.*, "Development of a radiation-hardened SRAM with EDAC algorithm for fast readout CMOS pixel sensors for charged particle tracking," *J. Instrum.*, 2014, doi: 10.1088/1748-0221/9/08/P08001.

[9] ARM Limited, "ARM Processor Architecture," *ARM Archit. Digit. World*, 2013.

[10] P. Acheson, C. Dagli, and N. Kilicay-Ergin, "Model based systems engineering for system of systems using agent-based modeling," 2013, doi: 10.1016/j.procs.2013.01.002.